QBayLogic

The key to FPGA/ASIC Design http://www.qbaylogic.com/

@qbaylogic subscribers

QBayLogic

QBayLogic - CPU vs FPGA explained in a short animation

3 years ago - 0:24

QBayLogic

QBayLogic - Our project Bittide

7 months ago - 1:47

QBayLogic

QBayLogic - FPGA/ASIC design animation

10 months ago - 1:14

Rob Stewart

Christiaan Baaij - Reflections on compiling Haskell to Hardware

1 year ago - 32:30

Redwood EDA

DAC2020 Transcending RTL 1 Kuper Clash

4 years ago - 17:47

Martijn Bastiaan (QBayLogic)

@martijnbastiaan1077 subscribers

Martijn Bastiaan (QBayLogic)

Bittide Milestone 3: Compensating for temperature differences

2 years ago - 1:22

Christiaan Baaij

Linear types for circuit design in Haskell/Clash

4 years ago - 31:40

Martijn Bastiaan (QBayLogic)

Bittide Milestone 3: Clock control on/off cycle

2 years ago - 0:20

TNG Technology Consulting GmbH

Big Techday 23 & MuniHac 2023: Haskell at the Heart of Terabit Laser Communication [EN] - C. Baaij

1 year ago - 54:20

ipXchange

Lowest-cost, made-in-Europe devices with instant availability: The everyman’s FPGA!

2 years ago - 4:58

老石谈芯

AMD just found a NEW opportunity | The unique advantages of FPGA in the AI era

1 year ago - 13:16

Martijn Bastiaan (QBayLogic)

Bittide Milestone 3: First boot after configuring clock boards

2 years ago - 1:35

Zero To ASIC Course

Tiny Tapeout - ASIC vs FPGA design

2 years ago - 3:42

Magmio | Switch Gears Now

How to install Magmio FPGA card

2 years ago - 1:55

IMC Trading

IMC Trading | FPGA School

2 years ago - 1:55

Apollo Lee

field programmable gate arrays

4 years ago - 0:11

VDU Academia cum laude

VDU Academia cum laude lecture by dr. Jan Kuper

7 months ago - 1:16:48

Electrónica con Martin

VHDL counter 0 to 9999 with FSM inside Cyclone IV FPGA 🤖🕟 #vhdl #fpga #cyclone

1 year ago - 0:13

Michael C. Lehn

01 icebreaker FPGA example (always_comb)

2 years ago - 0:22